

WHAT IS CLAIMED IS:

1. A high dopant concentration diffused resistor,
2 comprising:
3 a doped tub located over a semiconductor substrate;
4 a doped resistor region located in the doped tub, the doped
5 resistor region forming a junction within the doped tub; and
6 first and second terminals each contacting the doped tub and
7 the doped resistor region, wherein the first and second terminals
8 cause the doped tub and doped resistor region to have a zero
9 potential difference at any point across the junction when a
10 voltage is applied to the first and second terminals.

2. The resistor as recited in Claim 1 wherein the doped tub
2 is a tub resistor and the tub resistor and the doped resistor
3 region function as parallel resistors.

3. The resistor as recited in Claim 1 wherein the
2 semiconductor substrate is a p-type substrate and the doped tub is
3 doped with an n-type dopant and the doped resistor region is doped
4 with a p-type dopant.

4. The resistor as recited in Claim 3 wherein a
2 concentration of the n-type dopant is about $1E16$ atoms/cm³ to about

3 1E17 atoms/cm³ and a concentration of the p-type dopant is about
4 1E18 atoms/cm³ to about 1E19 atoms/cm³.

5. The resistor as recited in Claim 1 further including
2 first and second ohmic contacts located at points where the first
3 and second terminals contact the doped tub.

6. The resistor as recited in Claim 5 wherein the first and
2 second ohmic contacts are island regions having a higher dopant
3 concentration of the dopant used in the doped tub.

7. The resistor as recited in Claim 1 wherein the
2 semiconductor substrate is grounded.

8. An integrated circuit, comprising:

transistors located on a semiconductor substrate; and
a high dopant concentration diffused resistor located in the semiconductor substrate adjacent at least one of the transistors, the resistor including;

a doped tub located over the semiconductor substrate;

a doped resistor region located in the doped tub, the doped resistor region forming a junction within the doped tub; and

first and second terminals each contacting the doped tub and the doped resistor region, wherein the first and second terminals cause the doped tub and doped resistor region to have a zero potential difference at any point across the junction when a voltage is applied to the first and second terminals.

9. The integrated circuit as recited in Claim 8 wherein the doped tub is a tub resistor and the tub resistor and the doped resistor region function as parallel resistors.

10. The integrated circuit as recited in Claim 8 wherein the semiconductor substrate is a p-type substrate and the doped tub is doped with an n-type dopant and the doped resistor region is doped with a p-type dopant.

11. The integrated circuit as recited in Claim 10 wherein the
2 at least one of the transistors is formed over an n-typed doped tub
3 and the doped resistor region is doped substantially the same as
4 source and drain regions of the at least one of the transistors.

12. The integrated circuit as recited in Claim 8 further
2 including an interconnect structure located within a dielectric
3 layer overlying the transistors that interconnects the at least one
4 of the transistors and the resistor to form an operative integrated
5 circuit.

13. The integrated circuit as recited in Claim 8 further
2 including first and second ohmic contacts located at points where
3 the first and second terminals contact the doped tub.

14. The integrated circuit as recited in Claim 13 wherein the
2 first and second ohmic contacts are island regions having a higher
3 dopant concentration of the dopant used in the doped tub.

15. The integrated circuit as recited in Claim 8 wherein the
2 semiconductor substrate is grounded.

16. A method of manufacturing a high dopant concentration
diffused resistor, comprising:

forming a doped tub over a semiconductor substrate;

forming a doped resistor region in the doped tub, the doped
resistor region forming a junction within the doped tub; and

forming first and second terminals each contacting the doped
tub and the doped resistor region, wherein the first and second
terminals cause the doped tub and doped resistor region to have a
zero potential difference at any point across the junction when a
voltage is applied to the first and second terminals.

17. The method as recited in Claim 16 wherein forming the
doped tub includes forming a tub resistor, and the tub resistor and
the doped resistor region function as parallel resistors.

18. The method as recited in Claim 16 wherein the
semiconductor substrate is a p-type substrate and forming the doped
tub includes doping the doped tub with an n-type dopant and forming
the doped resistor region includes doping the doped resistor region
with a p-type dopant.

19. The method as recited in Claim 18 wherein doping the
doped tub with an n-type dopant includes doping the doped tub to a
concentration ranging from about $1E16$ atoms/cm³ to about $1E17$

4 atoms/cm³, and doping the doped resistor region with a p-type
5 dopant includes doping the doped resistor region to a concentration
6 ranging from about 1E18 atoms/cm³ to about 1E19 atoms/cm³.

20. The method as recited in Claim 16 further including
2 forming at least one transistor adjacent the resistor, and
3 connecting the at least one transistor and the resistor to form an
4 operative integrated circuit.

21. The method as recited in Claim 20 wherein forming at
2 least one transistor includes forming source and drain regions
3 simultaneously with the doped resistor region.

22. A high dopant concentration diffused resistor,
comprising:

a doped tub located over a semiconductor substrate and doped
with a first dopant;

a doped resistor region located in the doped tub and having a
higher concentration of the first dopant; and

a first terminal contacting the doped resistor region at a
first location and an opposing second terminal contacting the doped
resistor region at a second location, wherein the similar dopant
between the doped tub and doped resistor region cause them to have
a zero potential difference at any point across a junction
therebetween when a voltage is applied to the first and second
terminals.

23. The resistor as recited in Claim 22 wherein the doped tub
is a tub resistor and the tub resistor and the doped resistor
region function as parallel resistors.

24. The resistor as recited in Claim 22 wherein the
semiconductor substrate is a p-type substrate and the first dopant
is an n-type dopant.

25. The resistor as recited in Claim 22 wherein the
concentration ranges from about $1E16$ atoms/cm³ to about $1E17$

3 atoms/cm³ and the higher concentration ranges from about 1E18
4 atoms/cm³ to about 1E19 atoms/cm³.

26. The resistor as recited in Claim 22 wherein the
2 semiconductor substrate is grounded.

27. An integrated circuit, comprising:

transistors located on a semiconductor substrate; and

a high dopant concentration diffused resistor located in the semiconductor substrate adjacent at least one of the transistors, the resistor including;

a doped tub located over the semiconductor substrate and having a concentration of a first dopant;

a doped resistor region located in the doped tub and having a higher concentration of the first dopant; and

a first terminal contacting the doped resistor region at a first location and an opposing second terminal contacting the doped resistor region at a second location, wherein the similar dopant between the doped tub and doped resistor region cause them to have a zero potential difference at any point across a junction therebetween when a voltage is applied to the first and second terminals.

28. The integrated circuit as recited in Claim 27 wherein the doped tub is a tub resistor and the tub resistor and the doped resistor region function as parallel resistors.

29. The integrated circuit as recited in Claim 27 wherein the semiconductor substrate is a p-type substrate and the first dopant is an n-type dopant.

30. The integrated circuit as recited in Claim 29 wherein the
2 at least one of the transistors includes source and drain regions
3 doped substantially the same as the doped resistor region.

31. The integrated circuit as recited in Claim 27 further
2 including an interconnect structure located within a dielectric
3 layer overlying the transistors that interconnects the at least one
4 of the transistors and the resistor to form an operative integrated
5 circuit.

32. A method of manufacturing a high dopant concentration
diffused resistor, comprising:

forming a doped tub over a semiconductor substrate and having
a concentration of a first dopant;

forming a doped resistor region in the doped tub and having a
higher concentration of the first dopant; and

forming a first terminal contacting the doped resistor region
at a first location and an opposing second terminal contacting the
doped resistor region at a second location, wherein the similar
dopant between the doped tub and doped resistor region cause them
to have a zero potential difference at any point across a junction
therebetween when a voltage is applied to the first and second
terminals.

33. The method as recited in Claim 32 wherein forming the
doped tub includes forming a tub resistor, and the tub resistor and
the doped resistor region function as parallel resistors.

34. The method as recited in Claim 32 wherein the
semiconductor substrate is a p-type substrate and forming the doped
tub and the doped resistor region includes doping the doped tub and
doped resistor region with an n-type dopant.

35. The method as recited in Claim 34 wherein doping the
2 doped tub with an n-type dopant includes doping the doped tub to a
3 concentration ranging from about $1E16$ atoms/cm³ to about $1E17$
4 atoms/cm³, and doping the doped resistor region with the n-type
5 dopant includes doping the doped resistor region to a concentration
6 ranging from about $1E18$ atoms/cm³ to about $1E19$ atoms/cm³.

36. The method as recited in Claim 32 further including
2 forming at least one transistor adjacent the resistor, and
3 connecting the at least one transistor and the resistor to form an
4 operative integrated circuit.

37. The method as recited in Claim 36 wherein forming at
2 least one transistor includes forming source and drain regions
3 simultaneously with forming the doped resistor region.